


(
ch4. (3)

hjlee@dongseo.ac.kr
<http://crypto.dongseo.ac.kr>
<http://kwon.dongseo.ac.kr/~hjlee>

1


4.6.1 Mode 0 TIMER 0 - #5.



2

4.6.1 Mode 0 TIMER 0

- #5. Flow Chart



3

4.6.1 Mode 0 TIMER 0

- #5. ASM Coding

```

org 0h
jmp Start
;
;
Start:
mov tmod,#00000000b ;      0
clr c ; CARRY FLAG C = 0
mov a,#11111111b
;
;
;
Loop:
rlc a
mov p1,a
;
mov r5,#250
call Delay
;
jmp Loop

```

```

;
;-----
; DELAY TIME = r5 X (5msec) @ 12 MHz
;-----
Delay:
setb tr0 ;      0
Again:
mov t10,#(8192-4000) mod 32
;start=4192 ;      (%32)

mov th0,#(8192-4000)/32 ;      (%32)
Wait:
jbc th0,TimeOut ;      0 = full ?
jmp Wait
TimeOut:
djnz r5,Again
clr tr0 ;      0
ret ;
end

```

4

4.6.1 Mode 0 #5.

TIMER 0 - TMOD

MSB				LSB			
GATE	C/T	M1	M0	GATE	C/T	M1	M0

GATE Gating control when set. Timer/Counter "x" is enabled only while "INTx" pin is high and "TRx" control pin is set. when cleared Timer "x" is enabled whenever "TRx" control bit is set.

C/T Timer or Counter Selector cleared for Timer operation (input from internal system clock.) Set for Counter operation (input from "Tx" input pin).

M1	M0	OPERATING
0	0	8048 Timer "TLx" serves as 5-bit prescaler.
0	1	16-bit Timer/Counter "THx" and "TLx" are cascaded; there is no prescaler.
1	0	8-bit auto-reload Timer/Counter "THx" holds a value which is to be reloaded into "TLx" each time it overflows.
1	1	(Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits. TH0 is an 8-bit timer only controlled by Timer 1 control bits.
1	1	(Timer 1) Timer/Counter 1 stopped.

SU0053A

SU00534

5

4.6.1 Mode 0 #5.

TIMER 0 - TCON


MSB				LSB			
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
BIT	SYMBOL	FUNCTION					
TCON.7	TF1	Timer 1 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when processor vectors to interrupt routine, or clearing the bit in software.					
TCON.6	TR1	Timer 1 Run control bit. Set/cleared by software to turn Timer/Counter on/off.					
TCON.5	TF0	Timer 0 overflow flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when processor vectors to interrupt routine, or by clearing the bit in software.					
TCON.4	TR0	Timer 0 Run control bit. Set/cleared by software to turn Timer/Counter on/off.					
TCON.3	IE1	Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.					
TCON.2	IT1	Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.					
TCON.1	IE0	Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.					
TCON.0	IT0	Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.					

SU00536

6

4.6.1 Mode 0 #5.


TIMER 0 - Mode 0



7

4.6.1 Mode 0 #5.


TIMER 0 - Mode 2



8

4.6.1 Mode 0 #5.


TIMER 0 - Mode 3



9

4.6.5 Mode 1


TIMER 0 #5.



10

4.6.5 Mode 1 TIMER 0

- #5. Flow Chart



11

4.6.5 Mode 1 TIMER 0

- #5. ASM Coding

```

org 0h
jmp Start
;
Start:
mov r3,#0 ; (R3) = 00H
mov tmod,#00000101b ; 01 0;
; C/~T = 1
Loop:
mov th0,#(65536-5)/256 ; Start =65531
mov tl0,#(65536-5) mod 256
setb tr0 ; action start
Wait:
jbc t0,Timeout ;
jmp Wait
  
```

```

Timeout:
mov a,r3 ; 5
add a,#1 ; 가
da a
mov r3,a
cpl a ; R3 , P1
mov p1,a
jmp Loop ;

end
  
```

12