


		3	.1				(4)				
	- 8	80C51	Spe	cial	Fun			gist	ers		
SYMBOL	DESCRIPTION	DIRECT	BIT A	DDRESS	, SYMBO	L, OR AL	TERNAT	IVE POR	T FUNCT	ION LSB	RESET VALU
ACC*	Accumulator	EDH	E7	E6	E5-	E4	E3	E2	E1	E0	00H
B* DPTR	B register Data pointer (2	FOH	F7	FB	FS	F4	F3	F2	F1	F0	00H
DPIN	Data pointer (2 bytes)		l								l
DPH	Data pointer high	83H	l								00H
DPL	Data pointer low	82H	ı								00H
			AF	AE	AD	AC	AB	AA	A9	AB.	1
IE*	Interrupt enable	ABH	EA	-	-	ES	ET1	EX1	ETO	EX0	0x000000B
IP*		BBH	BF	BE	BD	BC	BB	BA	PT0	PX0	жиоопоон
lb.	Interrupt priority	BBH	<u> </u>	_	_	PS	PT1	PX1	PIO	PXU	жиоосооны
			87	86	85	84	83	82	81	BO	l
PO*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	ADO	FEH
											1
			97	96	95	94	93	92	91	90	l
P1"	Port 1	90H	_	-	-	-	-	-	T2EX	T2	FFH
											1
			A7	AB	A5	A4	A3	A2	A1	.A.O	1
P2"	Port 2	ADH	A15	A14	A13	A12	A11	A10	AS	BA.	FFH
			l	B6	B6-	B4	В3	B2:	B-1	BO	l
P3*	Port 3	BOH	B7	WH	T1	TO.	INTT	INTO	TxD	Red	FEH
PCON1	Power control	87H	SMOD	-		-	GF1	GFO	PD	IDL	СэосиноосиВ
				•							1
			D7	□6	D5	D4		D2	D1	DO	l
PSW*	Program status word	DOH	CY	AC	FD	R91	RS0	OV	-	P	00H
SBUF	Serial data buffer	99H									жкоосккообВ
	1		9F	9E	90	90	98	9.4.	99	98	1
SCON*	Serial controller	98H	SMO	SM1	SM2	REN	TBB	RB8	TI	Ri	HDD
SP	Stack pointer	81H	8F	86	80	BC	88	BA.	89	88	07H
TOON*	Timer control	884	TF1	TR:1	TF0	TRID	IF1	IT1	IE0	ITO	1
THO	Timer high 0	8CH		11.5.	11.0	1140	12.1		iL-U	110	00H
TH1	Timer high 1	8DH	l								00H
TLO	Timer low 0	BAH	I								00H
TL1	Timer low 1	BBH									00H
TMOD	Timer mode	89H	GATE	CiT	M1	MO	GATE	C/T	M1	MO	00H



3.2 (SFR)(2) - PSW: PROGRAM STATUS WORD. BIT ADDRESSABLE

CY	AC	F0	RS1	RS0	OV	-	Р		
CY	PSW.7	Carr	y Flag.						
AC	PSW.6	Auxi	liary Carry	Flag.					
F0	PSW.5	Flag	0 available	e to the use	er for gene	ral purpose	Э.		
RS1	PSW.4	Regi	ister Bank	selector bit	1 (SEE N	OTE 1).			
RS0	PSW.3	Regi	Register Bank selector bit 0 (SEE NOTE 1).						
OV	PSW.2	Over	Overflow Flag.						
-	PSW.1	Usat	ole as a ge	neral purp	ose flag.				
Р	PSW.0		y flag. Set/ accumulato	cleared by or.	hardware	each instru	ction cycle		
NOTE:									

The value presented by RS0 and RS1 selects the corresponding register bank.

RS1	RS0	REGISTER BANK	ADDRESS
0	0	0	00H-07H
0	1	1	08H-0FH
1	0	2	10H-17H
1	1	3	18H-1FH

3.2 (SFR)(3) - PCON: POWER CONTROL REGISTER. NOT BIT ADDRESSABLE

SMOD	_	_	_	GF1	GF0	PD	IDL
·····				Ţ.,	T. T		

Double baud rate bit. If Timer 1 is used to generate baud rate and SMOD = 1, the baud rate is doubled when the Serial SMOD Port is used in modes 1, 2, or 3.

- Not implemented, reserved for future use.*
- Not implemented reserved for future use.*
- Not implemented reserved for future use.*
- GF1 General purpose flag bit.
- GF0 General purpose flag bit.
- Power Down Bit. Setting this bit activates Power Down operation in the 80C51. (Available only in CMOS.) PD
- IDL Idle mode bit. Setting this bit activates Idle Mode operation in the 80C51. (Available only in CMOS.)

If 1s are written to PD and IDL at the same time, PD takes precedence.

User software should not write 1s to reserved bits. These bits may be used in future 8051 products to invoke new features.

3.2 (SFR)(4) - Interrupts

INTERRUPTS:

To use any of the interrupts in the 80C51 Family, the following three steps must be taken.

- 1. Set the EA (enable all) bit in the IE register to 1.
- 2. Set the corresponding individual interrupt enable bit in the IE register to 1.
- 3. Begin the interrupt service routine at the corresponding Vector Address of that interrupt. See Table below.

INTERRUPT SOURCE	VECTOR ADDRESS
IE0	0003H
TF0	000BH
IE1	0013H
TF1	001BH
RI & TI	0023H

In addition, for external interrupts, pins INT0 and INT1 (P3.2 and P3.3) must be set to 1, and depending on whether the interrupt is to be level or transition activated, bits IT0 or IT1 in the TCON register may need to be set to 1.

ITx = 0 level activated

ITx = 1 transition activated

9

3.2 (SFR)(5) - IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE

IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE.

If the bit is 0, the corresponding interrupt is disabled. If the bit is 1, the corresponding interrupt is enabled.

EA – –	ES	ET1	EX1	ET0	EX0
--------	----	-----	-----	-----	-----

- EA IE.7 Disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
- IE.6 Not implemented, reserved for future use.*
- IE.5 Not implemented, reserved for future use.*
- ES IE.4 Enable or disable the serial port interrupt.
- ET1 IE.3 Enable or disable the Timer 1 overflow interrupt.
- EX1 IE.2 Enable or disable External Interrupt 1.

ET0

IE.1

- EX0 IE.0 Enable or disable External Interrupt 0.
- User software should not write 1s to reserved bits. These bits may be used in future 80C51 products to invoke new features.

Enable or disable the Timer 0 overflow interrupt.

3.2 (SFR)(6) - PRIORITY WITHIN LEVEL

PRIORITY WITHIN LEVEL:

Priority within level is only to resolve simultaneous requests of the same priority level. From high to low, interrupt sources are listed below:

IE0

TF0

IE1

TF1

RI or TI

-11


3.2 (SFR)(7) - IP: INTERRUPT PRIORITY REGISTER. BIT ADDRESSABLE

IP: INTERRUPT PRIORITY REGISTER. BIT ADDRESSABLE.

If the bit is 0, the corresponding interrupt has a lower priority and if the bit is 1 the corresponding interrupt has a higher priority.

-	-	-	PS	PT1	PX1	PT0	PX0	
-	 IP.7 Not implemented, reserved for future use.* 							
-	IP.6	Not i	Not implemented, reserved for future use.*					
-	IP.5	Not i	mplement	ed, reserve	ed for future	e use.*		
PS	IP.4	Defir	Defines the Serial Port interrupt priority level.					
PT1	IP.3	Defir	Defines the Timer 1 interrupt priority level.					
PX1	IP.2	Defines External Interrupt 1 priority level.						
PT0	IP.1	Defir	nes the Tin	ner 0 interr	upt priority	level.		
PX0	IP.0	Defir	nes the Ex	ternal Inter	rupt 0 prio	rity level.		
* User	software should	d not write 1	s to reserve	d bits. Thes	e bits may b	e used in fu	ture 80C51	

3.2 (SFR)(8) - TCON: TIMER/COUNTER CONTROL REGISTER. BIT ADDRESSABLE TCON: TIMER/COUNTER CONTROL REGISTER, BIT ADDRESSABLE. TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 TF1 TCON.7 Timer 1 overflow flag. Set by hardware when the Timer/Counter 1 overflows. Cleared by hardware as processor vectors to the interrupt service routine. TCON.6 TR1 Timer 1 run control bit. Set/cleared by software to turn Timer/Counter 1 ON/OFF. TCON.5 Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as TF0 processor vectors to the service routine. TCON.4 TR0 Timer 0 run control bit. Set/cleared by software to turn Timer/Counter 0 ON/OFF. IE1 TCON.3 External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected. Cleared by hardware when interrupt is processed. IT1 TCON.2 Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External IE0 TCON.1 External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by hardware when interrupt is processed. IT0 TCON.0 Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt.



2 (SFR)(10) - TIMER/COUNTER 0

TIMER/COUNTER 0

Table 2. As a Timer:

		TMOD			
MODE	TIMER 0 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)		
0	13-bit Timer	00H	08H		
1	16-bit Timer	01H	09H		
2	8-bit Auto-Reload	02H	0AH		
3	Two 8-bit Timers	03H	0BH		

Table 3. As a Counter:

		TMOD			
MODE	COUNTER 0 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)		
0	13-bit Timer	04H	0CH		
1	16-bit Timer	05H	0DH		
2	8-bit Auto-Reload	06H	0EH		
3	One 8-bit Counter	07H	0FH		

- NOTES:

 1. The timer is turned ON/OFF by setting/clearing bit TR0 in the software.

 2. The Timer is turned ON/OFF by the 1-to-0 transition on INT0 (P3.2) when TR0 = 1 (hardware control).

(SFR)(11) - TIMER/COUNTER 1

TIMER/COUNTER 1

Table 4. As a Timer:

			OD
MODE	TIMER 1 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)
0	13-bit Timer	00H	80H
1	16-bit Timer	10H	90H
2	8-bit Auto-Reload	20H	A0H
3	Does not run	30H	B0H

Table 5. As a Counter:

		TMOD			
MODE	COUNTER 1 FUNCTION	INTERNAL CONTROL (NOTE 1)	EXTERNAL CONTROL (NOTE 2)		
0	13-bit Timer	40H	C0H		
1	16-bit Timer	50H	D0H		
2	8-bit Auto-Reload	60H	E0H		
3	Not available	-	-		

- NOTES:

 1. The timer is turned ON/OFF by setting/clearing bit TR1 in the software.

 2. The Timer is turned ON/OFF by the 1-to-0 transition on INT1 (P3.2) when TR1 = 1 (hardware control).

3.2 (SFR)(12) - SCON: SERIAL PORT CONTROL REGISTER. BIT ADDRESSABLE

SM0	SM1	SM2	REN	TB8	RB8	TI	RI	
SM0	SCON.	7 Seria	al Port mod	de specifie	r. (NOTE 1)		•
SM1	SCON.6	Seria	al Port mod	de specifie	r. (NOTE 1)		
SM2	SCON.	RI w	ill not be a	ctivated if t	he receive	d 9th data	bit (RB8) is	es 2 & 3. In mode 2 or 3, if SM2 is set to 1 s 0. In mode 1, if SM2 = 1 then RI will r SM2 should be 0. (See Table 6.)
REN	SCON.4	Set/0	Cleared by	software t	o Enable/D	isable rece	eption.	
TB8	SCON.	3 The	9th bit that	will be tra	nsmitted in	modes 2 8	3. Set/Cl	eared by software.
RB8	SCON.2				data bit tha is not use		ived. In mo	ode 1, if SM2 = 0, RB8 is the stop bit that
TI	SCON.					are at the er cleared by		h bit time in mode 0, or at the beginning
RI	SCON.							th bit time in mode 0, or halfway throug be cleared by software.

NOTE 1:

SM0	SM1	Mode	Description	Baud Rate
0	0	0	Shift Register	F _{OSC.} /12
0	1	1	8-bit UART	Variable
1	0	2	9-bit UART	F _{OSC.} /64 or F _{OSC.} /32
1	1	3	9-bit UART	Variable

3.3 BAUD RATE - Serial PORT set-up & BAUD RATES

SERIAL PORT SET-UP:

Table 6.

MODE	SCON	SM2 VARIATION
0 1 2 3	10H 50H 90H D0H	Single Processor Environment (SM2 = 0)
0 1 2 3	NA 70H B0H F0H	Multiprocessor Environment (SM2 = 1)

GENERATING BAUD RATES

Serial Port in Mode 0:

Mode 0 has a fixed baud rate which is 1/12 of the oscillator frequency. To run the serial port in this mode none of the Timer/Counters need to be set up. Only the SCON register needs to be defined.

Serial Port in Mode 1:

Mode 1 has a variable baud rate. The baud rate is generated by Timer 1.

3.3 BAUD RATE (2) - Serial PORT set-up & BAUD RATES

USING TIMER/COUNTER 1 TO GENERATE BAUD RATES:

For this purpose, Timer 1 is used in mode 2 (Auto-Reload). Refer to Timer Setup section of this chapter.

Baud Rate
$$-\frac{K}{32}$$
 12 [256 (TH1)]

If SMOD = 0, then K = 1.
If SMOD = 1, then K = 2 (SMOD is in the PCON register).

TH1 must be an integer value. Rounding off TH1 to the nearest integer may not produce the desired baud rate. In this case, the user may have to choose another crystal frequency.

Since the PCON register is not bit addressable, one way to set the bit is logical ORing the PCON register (i.e., ORL PCON,#80H). The address of PCON is 87H.

SERIAL PORT IN MODE 2:

The baud rate is fixed in this mode and is 1/32 or 1/64 of the oscillator frequency, depending on the value of the SMOD bit in the PCON register.

In this mode none of the Timers are used and the clock comes from the internal phase 2 clock.

SMOD = 1, Baud Rate = 1/32 Osc Freg.

SMOD = 0, Baud Rate = 1/64 Osc Freq.

To set the SMOD bit: ORL PCON,#80H. The address of PCON is 87H.

SERIAL PORT IN MODE 3:

The baud rate in mode 3 is variable and sets up exactly the same as in mode 1.

3.4 MCS-51 - 80C51 Instruction Set Summary

Interrupt Response Time: Refer to Hardware Description Chapter

Instr	uctio	ons th	at Aff	ect Flag Settings ⁽¹⁾			
Instruction	Flag Instruction F		Flag	Flag			
ADD ADDC SUBB MUL DIV DA RRC RLC SETB C	C X X 0 0 X X X 1	OV X X X X X	AC X X X	CLR C CPL C ANL C, bit ANL C, bit ORL C, bit ORL C, bit MOV C, bit CJNE	C 0 X X X X X X X X X X X X X X X X X X	ov	AC

(1)Note that operations on SFR byte address 208 or bit addresses 209-215 (i.e., the PSW or bits in the PSW) will also affect flag settings.

Notes on instruction set and addressing modes:

Rn Register R7-R0 of the currently selected Register Bank

8-bit internal data location's address. This could be an Internal Data RAM location (0-127) or a SFR [i.e., I/O port, control register, status register, etc. (128-255)].

@Ri 8-bit internal data RAM location (0-255) addressed indirectly through register R1 or R0. #data 8-bit constant included in the instruction.

#data 16 16-bit constant included in the instruction

addr 16 16-bit destination address. Used by LCALL and LJMP. A branch can be anywhere within the 64k-byte Program Memory address space.

addr 11

11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2k-byte page of program memory as the first byte of the following instruction.

Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is –128 to +127 bytes relative to first byte of the following instruction.

Direct Addressed bit in Internal Data RAM or Special Function Register.

3.4 MCS-51 (2) - 80C51 Instruction Set Summary

	MNEMONIC	DESCRIPTION	BYTE	OSCILLATOR PERIOD
ARITHMET	IC OPERATIONS			
ADD	A,Rn	Add register to Accumulator	1	12
ADD	A,direct	Add direct byte to Accumulator	2	12
ADD	A,@Ri	Add indirect RAM to Accumulator	1	12
ADD	A,#data	Add immediate data to Accumulator	2	12
ADDC	A,Rn	Add register to Accumulator with carry	1	12
ADDC	A,direct	Add direct byte to Accumulator with carry	2	12
ADDC	A,@Ri	Add indirect RAM to Accumulator with carry	1	12
ADDC	A,#data	Add immediate data to A _{CC} with carry	2	12
SUBB	A,Rn	Subtract Register from A _{CC} with borrow	1	12
SUBB	A,direct	Subtract direct byte from A _{CC} with borrow	2	12
SUBB	A,@Ri	Subtract indirect RAM from A _{CC} with borrow	1	12
SUBB	A,#data	Subtract immediate data from A _{CC} with borrow	2	12
INC	A	Increment Accumulator	1	12
INC	Rn	Increment register	1	12

All mnemonics copyrighted © Intel Corporation 1980

3.4 MCS-51 (3) - 80C51 Instruction Set Summary

	MNEMONIC	DESCRIPTION	BYTE	OSCILLATOR PERIOD
ARITHME	TIC OPERATIONS (Co	ontinued)		
INC	direct	Increment direct byte	2	12
INC	@Ri	Increment indirect RAM	1	12
DEC	A	Decrement Accumulator	1	12
DEC	Rn	Decrement Register	1	12
DEC	direct	Decrement direct byte	2	12
DEC	@Ri	Decrement indirect RAM	1	12
INC	DPTR	Increment Data Pointer	1	24
MUL	AB	Multiply A and B	1	48
DIV	AB	Divide A by B	1	48
DA	Α	Decimal Adjust Accumulator	1	12

	-	80C51 Instruction Set Sun	nmary	
LOCICAL	OPERATIONS			
ANL	A.Rn	AND Register to Accumulator	1	12
ANL	A.direct	AND direct byte to Accumulator	2	12
ANI	A,@Ri	AND indirect RAM to Accumulator	1	12
ANL	A.#data	AND immediate data to Accumulator	2	12
ANL	direct,A	AND Accumulator to direct byte	2	12
ANL	direct,#data	AND immediate data to direct byte	3	24
ORL	A,Rn	OR register to Accumulator	1	12
ORL	A,direct	OR direct byte to Accumulator	2	12
ORL	A,@Ri	OR indirect RAM to Accumulator	1	12
ORL	A,#data	OR immediate data to Accumulator	2	12
ORL	direct,A	OR Accumulator to direct byte	2	12
ORL	direct,#data	OR immediate data to direct byte	3	24
XRL	A,Rn	Exclusive-OR register to Accumulator	1	12
XRL	A,direct	Exclusive-OR direct byte to Accumulator	2	12
XRL	A,@Ri	Exclusive-OR indirect RAM to Accumulator	1	12
XRL	A,#data	Exclusive-OR immediate data to Accumulator	2	12
XRL	direct,A	Exclusive-OR Accumulator to direct byte	2	12
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	24
CLR	A	Clear Accumulator	1	12
CPL	A	Complement Accumulator	1	12
RL	A	Rotate Accumulator left	1	12
RLC	A	Rotate Accumulator left through the carry	1	12
RR	A	Rotate Accumulator right	1	12
RRC	A	Rotate Accumulator right through the carry	1	12
SWAP	A	Swap nibbles within the Accumulator	1	12

	-	80C51 Instruction Set Sun	nmary	
DATA TRA	NSFER			
MOV	A.Rn	Move register to Accumulator	1	12
MOV	A,direct	Move direct byte to Accumulator	2	12
MOV	A,@Ri	Move indirect RAM to Accumulator	1	12
MOV	A.#data	Move immediate data to Accumulator	2	12
MOV	Rn.A	Move Accumulator to register	1	12
MOV	Rn.direct	Move direct byte to register	2	24
MOV	RN,#data	Move immediate data to register	2	12
MOV	direct,A	Move Accumulator to direct byte	2	12
MOV	direct,Rn	Move register to direct byte	2	24
MOV	direct, direct	Move direct byte to direct	3	24
MOV	direct,@Ri	Move indirect RAM to direct byte	2	24
MOV	direct,#data	Move immediate data to direct byte	3	24
MOV	@Ri,A	Move Accumulator to indirect RAM	1	12
MOV	@Ri,direct	Move direct byte to indirect RAM	2	24
MOV	@Ri,#data	Move immediate data to indirect RAM	2	12
MOV	DPTR,#data16	Load Data Pointer with a 16-bit constant	3	24
MOVC	A,@A+DPTR	Move Code byte relative to DPTR to ACC	1	24
MOVC	A,@A+PC	Move Code byte relative to PC to A _{CC}	1	24
MOVX	A,@Ri	Move external RAM (8-bit addr) to A _{CC}	1	24
MOVX	A,@DPTR	Move external RAM (16-bit addr) to A _{CC}	1	24
MOVX	A,@Ri,A	Move A _{CC} to external RAM (8-bit addr)	1	24
MOVX	@DPTR,A	Move A _{CC} to external RAM (16-bit addr)	1	24
PUSH	direct	Push direct byte onto stack	2	24
POP	direct	Pop direct byte from stack	2	24
XCH	A,Rn	Exchange register with Accumulator	1	12
XCH	A,direct	Exchange direct byte with Accumulator	2	12
XCH	A,@Ri	Exchange indirect RAM with Accumulator	1	12
XCHD	A,@Ri	Exchange low-order digit indirect RAM with Acc	1	12

		- 80C51 Instruction Set S	oullillal y	
BOOLEAN	VARIABLE MANIP	ULATION		
CLR	С	Clear carry	1	12
CLR	bit	Clear direct bit	2	12
SETB	С	Set carry	1	12
SETB	bit	Set direct bit	2	12
CPL	С	Complement carry	1	12
CPL	bit	Complement direct bit	2	12
ANL	C,bit	AND direct bit to carry	2	24
ANL	C,/bit	AND complement of direct bit to carry	2	24
ORL	C,bit	OR direct bit to carry	2	24
ORL	C,/bit	OR complement of direct bit to carry	2	24
MOV	C,bit	Move direct bit to carry	2	12
MOV	bit,C	Move carry to direct bit	2	24
JC	rel	Jump if carry is set	2	24
JNC	rel	Jump if carry not set	2	24
JB	rel	Jump if direct bit is set	3	24
JNB	rel	Jump if direct bit is not set	3	24
JBC	bit,rel	Jump if direct bit is set and clear bit	3	24

	-	3.4 MCS-51 (7 80C51 Instruction Set Sur	nmary	
	MNEMONIC	DESCRIPTION	ВҮТЕ	OSCILLATOR PERIOD
BOOLEAN	VARIABLE MANIPULA	ATION (Continued)		
JB	rel	Jump if direct bit is set	3	24
JNB	rel	Jump if direct bit is not set	3	24
JBC	bit,rel	Jump if direct bit is set and clear bit	3	24
PROGRAM	BRANCHING			
ACALL	addr11	Absolute subroutine call	2	24
LCALL	addr16	Long subroutine call	3	24
RET		Return from subroutine	1	24
RETI		Return from interrupt	1	24
AJMP	addr11	Absolute jump	2	24
LJMP	addr16	Long jump	3	24
SJMP	rel	Short jump (relative addr)	2	24
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	24
JZ	rel	Jump if Accumulator is zero	2	24
JNZ	rel	Jump if Accumulator is not zero	2	24
CJNE	A,direct,rel	Compare direct byte to A _{CC} and jump if not equal	3	24
CJNE	A,#data,rel	Compare immediate to A _{CC} and jump if not equal	3	24
CJNE	RN,#data,rel	Compare immediate to register and jump if not equal	3	24
CJNE	@Ri,#data,rel	Compare immediate to indirect and jump if not equal	3	24
DJNZ	Rn,rel	Decrement register and jump if not zero	2	24
DJNZ	direct,rel	Decrement direct byte and jump if not zero	3	24
NOP		No operation	1	12