

( )

[hjlee@dongseo.ac.kr](mailto:hjlee@dongseo.ac.kr)  
<http://crypto.dongseo.ac.kr>  
<http://kowon.dongseo.ac.kr/~hjlee>


1

- ◆
  - ◆ (Digital Logic Circuit)
  - ◆ Boolean Algebra
  - ◆ (Gate)
  - ◆ (Combinational Logic)
  - ◆ (Sequential Logic)
  - ◆ (Integrated Circuit)
  - ◆ (LSI)
    - ◆ ROM - ROM, PROM, EPROM
    - ◆ PLA
    - ◆ (Microprocessor)

2



- ◆
  - ◆ (Analog) (Digital)
  - ◆ (Digital Logic Circuit)
    - ◆ ( )
    - : 2 - 0 1 가
    - ◆ 2
      - (Combinational)
        - 
        - : (AND, OR, Inverter, NAND, NOR, XOR, )
      - (Sequential)
        - ( )
        - (Flip Flop: FF),



# Boolean Algebra's Axiom

- ◆ George Boole(1815~1864) "binary notation"
- ◆ : (+, OR), (x, AND), (' , NOT)

$x + 0 = x$ $x \cdot 0 = 0$ $x + 1 = 1$ $x \cdot 1 = x$ $x + y = y + x$ ( ) $x + (y \cdot z) = (x + y) \cdot z$ ( ) $x \cdot (y + z) = x \cdot y + x \cdot z$ ( ) $(x + y)' = x' \cdot y'$ (De Morgan ) $(x')' = x$	$x + x = x$ $x \cdot x = x$ $x + x' = 1$ $x \cdot x' = 0$ $x \cdot y = y \cdot x$ $x \cdot (y \cdot z) = (x \cdot y) \cdot z$ $x + y \cdot z = (x + y) \cdot (x + z)$ $(x \cdot y)' = x' \cdot y'$
---	---




- ◆ Boolean Function :  $f: \{0,1\}^n \rightarrow \{0,1\}$ ,  $n$  is no of variables
- ◆  $X = A + B'C$ , ( $B' = \overline{B}$ )

◆ Truth Table


A	B	C	X
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

◆ Logic Diagram




◆ Gate :

AND



A	B	X
0	0	0
0	1	0
1	0	0
1	1	1

OR



A	B	X
0	0	0
0	1	1
1	0	1
1	1	1


(Buffer)



A	X
0	0
1	1




NAND




A	B	X
0	0	1
0	1	1
1	0	1
1	1	0

NOR



A	B	X
0	0	1
0	1	0
1	0	0
1	1	0

(Inverter)




A	X
0	1
1	0

7



OR(Exclusive OR)


$$X = A \oplus B = A \cdot B' + A' \cdot B$$



A	B	X
0	0	0
0	1	1
1	0	1
1	1	0

NOR(Exclusive NOR)

$$X = A \odot B = A' \cdot B' + A \cdot B$$



A	B	X
0	0	0
0	1	0
1	0	0
1	1	1

8



◆ 가

◆ (Complete Set) 가


- {I, AND}, {I, OR}, {NAND}, {NOR}, {AND, XOR}, {OR, XOR}, ...
- {I, AND} => OR
  - $A + B = (A')' + (B')' = (A' \cdot B')$



- ◆
  - ◆ 2 : AND, OR, NOT
  - ◆ 3 : {NAND}, {NOR}

◆ 1970 bipolar semiconductor device

- ◆ TTL : NAND
- ◆ ECL : NOR



$F = AB + CD + E$




# 가 (Full Adder)

$$S_i = (A_i \oplus B_i) \oplus C_{i-1}$$

$$C_i = (A_i \oplus B_i) \cdot c_{i-1} + A_i \cdot B_i$$

A <sub>i</sub>	B <sub>i</sub>	c <sub>i-1</sub>	S <sub>i</sub>	C <sub>i</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1





13

# (Decoder)


◆ n 가 2 log<sub>2</sub>n 가

A	B	X <sub>0</sub>	X <sub>1</sub>	X <sub>2</sub>	X <sub>3</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1




14

# (Multiplexer)



15


# (Demultiplexer)




16

# (Flip Flop: FF) (latch)

- ◆ 1 2 가 ( 가
- ◆ :
- ◆ :
- ◆ 2 가



# SR- (SR-Latch)




(characteristic table)

S	R	Q	Comment
0	0	$Q_0$	
0	1	0	(reset)
1	0	1	(set)
1	1	-	( $Q=Q'=0$ )

(Asynchronous)  
 - FF 가  
 (Synchronous)

# (Synchronous) SR -

SR - (Synchronous SR -Latch)




S	R	C	Q	Q'	Comment
d	d	0	$Q_0$	$Q_0'$	
0	0	1	$Q_0$	$Q_0'$	
0	1	1	0	1	(reset)
1	0	1	1	0	(set)
1	1	1	-	-	

19

# D- (Data-Latch)

SR - 가 , 가 S=R=1





D	E	Q	Q'
d	0	$Q_0$	$Q_0'$
0	1	0	1
1	1	1	0

20

# D- (D-Flip Flop)

D- (가 1 ) D 가 .

2 SR -





D	C	Q	Q'
d	0	Q <sub>0</sub>	Q <sub>0</sub> '
0	0->1	0	1
1	0->1	1	0

21

# JK- (JK-Flip Flop)

JK - SR - S=R=1  
JK - 2 SR -




J	K	C	Q	Q'
0	0	d	Q <sub>0</sub>	Q <sub>0</sub> '
d	d	0	Q <sub>0</sub>	Q <sub>0</sub> '
0	1	0->1	0	1
1	0	0->1	1	0
1	1	0->1	Q <sub>0</sub>	Q <sub>0</sub> '

22




- ◆ 가
- ◆ 가 0
- ◆ ( 가 1 ) 가




- ◆ - FF 가
- ◆ (Register)
- ◆ (Shift Register)
- ◆ (Counter)
- ◆ CPU, RAM, ROM . . .





# CPU



25




26



# (Integrated Circuit)

- ◆ (Hybrid) IC
- ◆ 가
- ◆ 가
- ◆ 가
- ◆ , 가
- ◆
- ◆

(Monolithic) IC




• SSI, MSI, LSI, VLSI, WSI


• DIP(dual inline package), QIP(quad inline package), PGA(pin grid array), SMT(surface mount technology) ...

# (Integrated Circuit)



DIP



QIP



PGA



# LSI

- ◆
  - ◆ ROM(Read Only Memory)
  - ◆ PLA(Programmable Logic Array)
  - ◆ (Microprocessors)
- ◆
  - ◆ (mass production)
  - ◆
    - (spare parts) 가
    - 가

31

LSI:

# ROM

- - ◆ (write)
  - ◆ (Writing)
    - (mask)
    - (sum of canonical product terms)
  - (Canonical Products):
    - n , n
    - : 3 A, B, C
    - B  $\rightarrow$  ABC + A'BC + ABC' + A'BC'
    - AB  $\rightarrow$  ABC + ABC'

32

# LSI: ROM

$$\begin{aligned}
 X1 &= A'B' + AB'C && \longrightarrow && A'B'C + A'B'C' + AB'C \\
 X2 &= A'C' && \longrightarrow && A'BC' + A'B'C' \\
 X3 &= BC + AB'C' && \longrightarrow && ABC + A'BC + AB'C' \\
 X4 &= AB' + A'BC' && \longrightarrow && AB'C + AB'C' + A'BC' \\
 X5 &= AB && \longrightarrow && ABC + ABC'
 \end{aligned}$$

ABC	X1	X2	X3	X4	X5
000	1	0	0	0	0
001	1	1	0	0	0
010	0	1	0	1	0
011	0	0	1	0	0
100	0	0	1	1	0
101	1	0	0	1	0
110	0	0	0	0	1
111	0	0	1	0	1

가 가  
ROM 가

33

# LSI: ROM

## ◆ ROM

- ◆
- ◆
- ◆
- ◆

ROM 가

## ◆ PROM

- ◆ PROM
- ◆ ROM
- ◆

PROM ROM

가

## ◆ EPROM

- ◆ PROM
- ◆
- ◆

)


EPROM PROM

34

LSI:  
**Programmable Logic Array**

PLA

- ◆ AND -
  - PLA
  - AND
- ◆ OR -
  - PLA
  - OR
- ;
- (Minimal Sum of Products)



LSI:

- ◆ (CPU on a Chip)
- ◆ LSI
  - ◆ 8, 16, 32, 64 - 가
  - ◆ 가
- ◆ (Cache)
  - ◆ 가 (Virtual Storage System)
  - ◆ (Pipeline)
  - ◆ (Multiple ALUs)







- ◆
  - ◆ (Predecessor and Successor)
  - ◆ (Superior, Peer, Subordinate)
  - ◆ (Membership),
  
- ◆ 1
  - ◆ (List)
  - ◆ (String)
  - ◆ n - (Array)
  - ◆ (Tree)
  - ◆ (FIFO)
  - ◆ (LIFO)
  - ◆



10 ( ) ↔ ( )

- ◆
  - ◆ ( )
  - ◆ CPU
  - ◆ 10
  - ◆





- ◆
- ◆ (overflow)
  - 가 (underflow)
  - (overflow)
- ◆ A
  - ◆ (R-1) ((R-1)'s Complement)
    - (R-1)
    - $R^n - R^m - |A| - 2$
  - ◆ R (R's Complement)
    - (R-1) 1
    - A=0 0, A=1  $(R^n - |A|) - 2$



$$B_2 = b_n b_{n-1} \dots b_1 b_0 \cdot b_{-1} \dots b_{-m}$$

$b_n$  :  
 $b_{n-1} \dots b_1 b_0 \cdot b_{-1} \dots b_{-m}$  :

- ◆ (Sign Plus Magnitude)
- ◆ ( ) 1 ((Sign plus) 1's Complement)
- ◆ ( ) 2 ((Sign plus) 2's Complement)



$$B = b_n b_{n-1} \dots b_1 b_0 \cdot b_{-1} \dots b_{-m}$$

$$b_n : b_{n-1} \dots b_1 b_0 \cdot b_{-1} \dots b_{-m} :$$

$$V_S(B) = (-1)^{b_n} \sum_{i=-m}^{n-1} b_i \cdot 2^i$$

$$\begin{array}{l} ; \\ : \quad 011 \dots 11 \cdot 11 \dots 1 \quad \leftarrow (2^n - 2^{-m}) \\ : \quad 111 \dots 11 \cdot 11 \dots 1 \quad \leftarrow -(2^n - 2^{-m}) \end{array}$$

$$\begin{array}{l} \mathbf{0} \quad \mathbf{2가} \quad ; \\ +0: \quad 000 \dots 00 \cdot 00 \dots 0 \\ -0: \quad 100 \dots 00 \cdot 00 \dots 0 \end{array}$$

47



$$B = b_n b_{n-1} \dots b_1 b_0 \cdot b_{-1} \dots b_{-m}$$

$$b_n : b_{n-1} \dots b_1 b_0 \cdot b_{-1} \dots b_{-m} :$$

$$V_1(B) = b_n(2^{-m} - 2^n) + \sum_{i=-m}^{n-1} b_i \cdot 2^i$$

$$\begin{array}{l} \blacklozenge \quad ; \\ : \quad 011 \dots 11 \cdot 11 \dots 1 \quad \leftarrow (2^n - 2^{-m}) \\ : \quad 100 \dots 00 \cdot 00 \dots 0 \quad \leftarrow -(2^n - 2^{-m}) \end{array}$$

$$\begin{array}{l} \blacklozenge \quad \mathbf{0} \quad \mathbf{2가} \quad ; \\ +0: \quad 000 \dots 00 \cdot 00 \dots 0 \\ -0: \quad 111 \dots 11 \cdot 11 \dots 1 \end{array}$$

48

# 2

$$B = b_n b_{n-1} \dots b_1 b_0 \cdot b_{-1} \dots b_{-m}$$

$b_n$ :

$b_{n-1} \dots b_1 b_0 \cdot b_{-1} \dots b_{-m}$ :

$$V_2(B) = -b_n 2^n + \sum_{i=-m}^{n-1} b_i \cdot 2^i$$

- ◆ ;
- : 011 ... 11 . 11 ... 1 (2<sup>n</sup> - 2<sup>-m</sup>)
- : 100 ... 00 . 00 ... 0 -2<sup>n</sup>
- ◆ 0 ;
- 000 ... 00 . 00 ... 0



- ◆
- ◆ + >1 >2
- ◆
- ◆ + :
- ◆ 1 , 2 :
- ◆
- ◆ 2 >1 ( (end-around carry))
- ◆ 0
- ◆ 2 가가



가

19,850,000,000,000  
 .000,000,000,034,82

;

1,985 x 10<sup>10</sup>


0.1985 x 10<sup>14</sup>, 1.985 x 10<sup>13</sup>, 19.85 x 10<sup>12</sup>, 198.5 x 10<sup>11</sup>, ...

0.3482 x 10<sup>-10</sup>

3.482 x 10<sup>-11</sup>, 34.82 x 10<sup>-12</sup>, 348.2 x 10<sup>-13</sup>, 3,482 x 10<sup>-14</sup>, ...

: F

F = AB



V(F) = V(B) x 2<sup>V(A)</sup>

## (Normalization)

- ◆
  - ◆ ) 0.1101 x 2<sup>5</sup>, 110.1 x 2<sup>2</sup>, 0.01101 x 2<sup>6</sup>, ...
- ◆ 가
- ◆ (normalized representation)
  - ◆ 가 1
  - ◆ ±0.1bbbb...b x 2<sup>E</sup>, where b ∈ {0, 1}
  - ◆ 가 1 ,

**0**

- ◆  $0 \times 2^E$  : (E) 가 zero-test 가
  - ◆ 가
  - ◆ 가 0 가
- ◆ (biased exponent)
  - ◆ E  $2^E$  0 가
  - ◆ 가 0 (Bias)
  - ◆ ) : 127(excess - 127) ...

## IEEE 754:

- ◆ IEEE 754 :
  - ◆ 가 : (hidden bit)
  - ◆ : 2 (excess - 127 )
- ◆ 32 (single-precision format) : e.g. float
 

S(1)	E(8)	M(23)
------	------	-------
- ◆ 64 (double-precision format) : e.g. double
 

S(1)	E(11)	M(52)
------	-------	-------

# IEEE 754:

◆ 32 (single-precision format)

- ◆  $N = (-1)^S 2^E (1.M)$
- ◆ )  $N = -13.625_{10}$  IEEE 754
  - $13.625_{10} = 1101.101_2 = 1.101101 \times 2^3$
  - $S = 1$  (-1)
  - $E = 00000011 + 01111111 = 1000010$  ( 127)
  - $M = 1011010000 \dots 0$  ( 23 bits )

◆ 64 (double-precision format)

- ◆  $N = (-1)^S 2^E (1.M)$

# 10

- ◆ 10
  - ◆ 10
- ◆
- ◆ 1  $\rightarrow \lceil \log_2 10 \rceil = 4 \rightarrow 4$  - BCD(Binary Coded Decimal)
  - ◆ 4 16가 6
  - 가 (unused code space)
  - 가

10 : **BCD**

BCD(Binary Coded Decimal)

- ◆ 4- 8, 4, 2, 1 가 가 - 8421
- ◆ 9
- ◆ 2421 , 84-2-1 , 3

10	BCD	2421	84-2-1	excess 3	Biquinary
0	0000	0000	0000	0011	
1	0001	0001	0111	0100	
2	0010	0010	0110	0101	
3	0011	0011	0101	0110	
4	0100	0100	0100	0111	
5	0101	1011	1011	1000	
6	0110	1100	1010	1001	
7	0111	1101	1001	1010	
8	1000	1110	1000	1011	
9	1001	1111	1111	1100	



- ◆ 6- BCD
  - ◆ 4- BCD + 2
  - ◆
  - ◆
  - ◆ 가 6 - CDC 6000, Cybre
- ◆ ASCII(America Standard Code for Information Interchange)
  - ◆ 128 7
  - ◆ 8- ASCII ←7- ASCII + 1
- ◆ EBCDIC(Extended BCD Interchange Code)
  - ◆ 8-
  - ◆ IBM