






## Outline

- What's Smartcard ?
- DPA attacks to Smartcard
- Experimental Results
  - DES
  - RSA
  - ECC
- Common Criteria
- Conclusion

2003.9.30 2003 Software- Graduate Seminar 3 Copyright (C) Cryptography & NetSec Lab



## History of Cryptology



- ◆ Symmetric-key cryptography
  - use the same key in both encryption and decryption
  - Examples: **DES**( '77), **IDEA**( '90), **SEED**( '97, Korea), **AES**( '02)
- ◆ Asymmetric-key cryptography
  - use different keys in encryption and decryption
  - Examples: **D-H key distribution**( '76), **RSA**( '78), and **ECC**( '80L)
- ◆ **Big Projects**
  - **AES**( '02, USA), **NESSIE**( '03, EU), **CRYPTREC**( '03, Japan)


2003.9.30 2003 Software- Graduate Seminar 4 Copyright (C) Cryptography & NetSec Lab



## Smart Card - Standards


ISO7810	ISO7816	ISO10536	ISO14443 Short Range	ISO 15693 Middle Range
Card Reader	ICC IFD	CICC CCD	PICC PCD	VICC VCD
Identification card		PICC = Proximity Card PCD = Proximity Coupling Device VICC = Vicinity IC Card		
Integrated card				
Contact		Contactless		
		Close Coupling	Remote Coupling	
		Capacitive	Inductive	
		0- 1mm	0-10 cm	0 - 100cm
		4.915 MHz	High Freq. 13.56 MHz	Low Freq. <135 kHz
		Slot or surface operation 9600 bps during ATR	Anticollision 06 kbps during ATR	Anticollision

## Smart Card - Contact Pad



- Contact Pads looks different
- ISO 7816-1 ~ 6
- Means by which Card Reader makes electrical contact with the card


## Smart Card - Contact Pad



- **C1** : power supply input ( Vcc )
- **C2** : RST for reset signal to card
- **C3** : CLK ( clock )
- **C4** : not defined
- **C5** : GND ( ground )
- **C6** : Vpp
- **C7** : communication
- **C8** : not defined



## Smart Card – Internal Structure



## Smart Card - CPU and OS

- Smartcard CPU
  - INTEL 8051, Motorola 6805 8-bit processor
  - 32-bit processor based on RISC architecture
- Smartcard Chip Category
  - Dumb Cards, Wired Logic Cards
  - Smartcards
- Smartcard Operating System
  - OS → COS, Multi-OS
  - commands to open, read, write, erase files
  - access control to files through key or PIN
  - message certification, and communication

## Smart Card - Memory

- Volatile Memory
  - DRAM
  - Scratchpad, RAM Stack ( Working Area )
  - 128 ~ 512 Bytes
- Nonvolatile Memory
  - ROM
    - Smartcard Operating System, Card Mask
    - 2 ~ 16K Bytes
  - EEPROM, Flash Memory
    - User/Application Area ( UAM )
    - 1 ~ 16 K Bytes




# SmartCard - Chip Manufacturer

❖ Samsung

Memory	<ul style="list-style-type: none"> <li>EEPROM, FLASH, ROM, SRAM</li> <li>Reliable Process and Design for Small Size</li> <li>Endurance and Data Retention</li> </ul>
RF and I/O	<ul style="list-style-type: none"> <li>ISO14443 and ISO7816</li> <li>Modulation: 10% or 100% ASK</li> <li>Bit-Coding: PWM, BPSK, NRZ, Modified Miller</li> </ul>
Security	<ul style="list-style-type: none"> <li>Crypto Processor (RSA, 3-DES)</li> <li>Various Detector against Attacks</li> <li>Random Number Generator for Authentication</li> </ul>
CPU	<ul style="list-style-type: none"> <li>8-Bit CPU (SAM87RC)</li> <li>16-Bit/32-Bit CPU (CalmRISC)</li> <li>32-Bit CPU (ARM7TDMI, SC100)</li> </ul>

# SmartCard - Chip Manufacturer

❖ Samsung



## SmartCard - Chip Manufacturer

### ❖ International

Chip	Maker	Core	RAM (bytes)	ROM (Kbytes)	NVM (Kbytes)	Surface (mm)
SC01	Motorolla	68HC05	36	1.6	1	3.5 x 5.5
SC24	Motorolla	68HC05	128	3	1	4.14 x 3.44
SC28	Motorolla	68HC05	240	12.8	8	27
ST1821	Thompson	8048	44	2	1	3.4 x 5.36
ST16301	Thompson	68HC05	160	3	1	3.66 x 4.93
ST16F48	Thompson	68HC05	512	16	8	4.8 x 4.9
44C10	Siemens	80C51	128	4	1	13
44C40	Siemens	80C51	256	8	4	18.39
44C80	Siemens	80C51	256	16	4	24.49

## SmartCard - Chip w/ Coprocessor

### ❖ International

- Public-Key Cryptosystem
- 8-bit Processor and Coprocessor for modular exponentiation
- ISO 7816-1, chip size of 25mm<sup>2</sup>, some EEPROM area occupied


Name	Maker	Core	Core	ACP	RAM	EE	ROM
ST16CF54	Thompson	68HC05	secret	secret	352	16	16
ST16KL74	Thompson	68HC05	secret	secret	608	20	20
SLE44C200	Siemens	80C51	24.5	5.7	256	9	9
SLE44CR80S	Siemens	80C51	<25		256	8	17
P83C852	Philips	80C51	22.3	2.5	256	2	6
P83C858	Philips	80C51			640	8	20
MC68HC05	Motorolla	68HC05	27	5	512	4	13.3
CY512i	Cylink	80C31	73		768	8	8

## SmartCard - Other Circuits


- o RST and ATR
  - RESET signal, card initialization
  - Answer to RESET signal, ( card type and appliation type )
- o Synchronization Circuit
  - Timing signal from internal clock or external clock
  - synchronize card's internal operations and communications
  - 5 ~ 14 MHz
- o Communication Circuit
  - I/O Port in contact C7
  - Synchronous or Asynchronous Mode
  - Internal Amplifier

## Side Channel Attack

### Ideal crypto system



### Real crypto system



## History of Power Attacks

1999

Differential Power Analysis in CRYPTO '99

Paul C. Kocher, et al

2000

Power Analysis Attacks of Modular Exponentiation in CHES'99

T.S. Messerges, et al

Resistance against DPA for ECC in CHES'99

J. S. Coron

2001

Randomized Addition-Subtraction Chains against PA in CHES'01


E. Oswald et al

2002

DPA Countermeasure by improving the window method in CHES'02


K. Itoh et al

## Equipments for Attacks



# Power Analysis Attack

## Information from Power Consumption




# Power Analysis Attacks


## Number of Bit Transitions vs. Power Consumption

[Messerges, 1999]


- **LDA instruction**  $\rightarrow$  6.5mV difference in  $i$ th and  $(i+1)$ th transition
- **Ex) LDA A, #00h  $\rightarrow$  LDA A, #FFh (8-bit transitions): 52 mV**



# Power Analysis Attack: DES




# Power Analysis Attack: DES



# Power Analysis Attack: DES


S1-box (correct key = 011100B = 28D7, group 1)

→  
→ 1000



# Power Analysis Attack: DES

DES-DPA : Correct key estimated → peak  
 Incorrect key → noise



# Power Analysis Attack: RSA

## RSA-MESD

1.

K

2.

$$D[r] = \frac{1}{K} \sum_{j=0}^{K-1} S_j[r] - \frac{1}{K} \sum_{j=0}^{K-1} T_j[r]$$

$S_j$  : 가  
 $T_j$  : 가

# Power Analysis Attack: RSA

## MESD 가

- 가 2

가

- 

### LR method

- k

# Power Analysis Attack: RSA

○

- 
- ✓ 200
- 


```

Input : m, d=(dk-1, ..., d0)2, n
Output : A = md mod n

A ← 1
For i from k-1 downto 0
    A ← A2 mod n           ← Squaring
    if (di = 1) then A ← A · m mod n   ← Multiplication
endfor
    
```

# Power Analysis Attack: RSA

○ RSA - MESD →



(a) guessing

(b) original

(c) result

- $d$  가 (Miss guessing) → Peak 가
- 가 가

## □ Power Analysis Attack: ECC Preliminaries

### ○ Binary scalar multiplication(ECC)

▪  $Q=O$

for  $i=n-1$  to  $0$  by  $-1$  do {

$Q=2Q$

: Doubling

if  $(k_i=1)$  then  $Q=Q+P$  } : Addition

Return  $Q$

▪ # of doubling :  $n$ , average # of addition:  $n/2$

## □ Power Analysis Attack: ECC Our Power Attack – I

### ○ SPA(Simple Power Attack)

$Q=O$


for  $i=n-1$  to  $0$  by  $-1$  do {

$Q=2Q$

if  $(k_i=1)$  then  $Q=Q+P$

}

Return  $Q$




A D A D A D

LR binary scalar multiplication

## □ Power Analysis Attack: ECC Our Power Attack - II

### ○ DPA(Differential Power Attack)



## Countermeasure

### ○ To prevent SPA for ECC

- Independency of secret information and computational procedures


### ○ To Prevent DPA for ECC( $Q=kP$ )

- Randomize (blind) the secret key  $k$ ,  
 $k' = k+r\#E(K)$
- Blind the Point  $P$ ,  $P' = P+R$
- Use Randomized projective coordinates
- Randomize the computational trace

# 가

## 1. 가 (1)

가




- ✓ 가
- < 가
- < 가
- < 가 (Firewall, IDS, VPN, PKI-CA )

# 가

## 1. 가 (2)

CC, PP & ST




- ✓ CC(Common Criterion): 가
- ✓ PP(Protection Profile) }
- ✓ ST(Security Target) ( )

# 가

## 1. 가 (3)

CC 가



✓ 가


CEM

# 가

## 1. 가 (4)

*Protection Profile & Security Target Common Contents*

*Security Target Additions >>*



# 가

## 2. DPA 가 (1)

### DPA 가

- ✓
  - FIPS 197 AES(Rijndael) Specification
  - **Implementation attack (Specification)**
    - ✓ Timing Attack, Power Analysis(SPA, DPA)
- ✓
  - NNESSIE Project
  - 가
  - ✓ Timing Attack, Power Analysis(SPA, DPA)
- ✓
  - CRYPTREC Project
  - 가<sup>7</sup> 가
  - 가 (TA, SPA, DPA )

# 가

## 2. DPA 가 (2)

### DPA 가

- ✓
  - FIPS140-2 ( CMVP)
  - : 13
  - , TEMPEST
  - (i.e. Mitigation of other attacks)

→ 가 (FIPS140-1 가 )

# 가

## 2. DPA 가 (3)

- SCSUG-SCPP DPA

T.P_Probe (3.3.1.1 TOE )	Physical Probing of the IC (IC )	가 <b>TOE</b> IC failure analysis, IC reverse engineering
T.I_Leak (3.3.1.6 )	Information Leakage ( )	가 <b>TOE</b> <b>TSF</b> (power analysis) 가

# 가

## 2. DPA 가 (4)

- SCSUG-SCPP **TOE**

O.I_Leak (4.1 TOE )	Information Leakage ( )	TOE , , , I/O 가 TOE
O.Phys_Prot (4.1 TOE )	Physical Protection ( )	TOE 가

# 가

## 2. DPA 가 (5)

- EUROSMART - CPP DPA

T.Leak-inherent	Inherent Information Leakage ( )
T.Phys-Probing	Physical Probing ( )
T.Malfunction	Malfunction due to Environmental Stress ( )
T.Phys-Manipulation	Physical Manipulation ( )
T.Leak-Forced	Forced Information Leakage ( )

# 가

## 2. DPA 가 (6)

- EUROSMART - CPP TOE

O.TAMPER_ES	가
O.SIDE	(ES) TOE
O.MOD_MEMORY	TOE 가 가

# 가

## 2. DPA 가 (7)

### EUROSMART - CPP TOE

FPR_UNO.1.1	TSF [ : ] [ : ]가 [ : ] Objects [ : ] - Not Applicable
FPT_FLS.1.1	TSF [ : TSF ] - Not management activity
FPT_PHP.3.1	TSF TSP가 : TSF / ] [ : ]가 - Not Applicable

# 가

## 2. DPA 가 (8)

### EUROSMART - CPP TOE

AVA_VLA.4 (highly resistant)	TOE가 가
---------------------------------	-----------

- ✓ EUROSMART - CPP(9806/9911) = EAL 4+ 가
- ✓ EUROSMART - CPP(0001) = EAL 5+ 가  
( , )
- ✓ SCSUG - PP(v3.0) = EAL 4+ 가

# 가

## 1.

### Covert Channel & Side Channel

- (1) Covert Channel( ) :
- (2) Side Channel( ): Timing, Power, Fault-Insertion, EM

### Side Channel Analysis


- (1) 가
- (2) CC V2.1 ⇨ CC V3.0 (2003 )

- Power Analysis Attack → (SCA.P)
- Timing Attack → (SCA.T)
- Fault Attack → (SCA.F)
- Electromagnetic Attack → (SCA.E)

# 가

## 2. DPA

(AVA\_SCA)



# 가

## 3. 가

보증클래스	보증패밀리	평가보증등급에 따른 보증 컴포넌트						
		EAL1	EAL2	EAL3	EAL4	EAL5	EAL6	EAL7
형상관리	ACM_AUT				1	1	2	2
	ACM_CAP	1	2	3	4	4	5	5
	ACM_SCP			1	2	3	3	3
배포 및 운영	ADO_DEL		1	1	2	2	2	3
	ADO_IGS	1	1	1	1	1	1	1
	ADV_FSP	1	1	1	2	3	3	4
개발	ADV_HLD		1	2	2	3	4	5
	ADV_IMP				1	2	3	3
	ADV_INT					1	2	3
	ADV_LLD				1	1	2	2
	ADV_RCR	1	1	1	1	2	2	3
	ADV_SPM				1	3	3	3
설명서	AGD_ADM	1	1	1	1	1	1	1
	AGD_USR	1	1	1	1	1	1	1
생명주기지원	ALC_DVS			1	1	1	2	2
	ALC_FLR							
	ALC_LCD				1	2	2	3
시험	ALC_TAT				1	2	3	3
	ATE_COV		1	2	2	2	3	3
	ATE_DPT			1	1	2	2	3
	ATE_FUN		1	1	1	1	2	2
	ATE_IND	1	2	2	2	2	2	3
취약성 평가	AVA_CCA					1	2	2
	AVA_MSU			1	2	2	3	3
	AVA_SOF		1	1	1	1	1	1
	AVA_VLA		1	1	2	3	4	4
	<b>AVA_SCA<sup>P2</sup></b>		<b>1</b>	<b>1</b>	<b>2</b>	<b>2</b>	<b>2</b>	<b>2</b>

# 가

## 4.

보증요구사항		관련된 보안목적
컴포넌트	컴포넌트 이름	
ADV_IMP.1	Subset of the implementation of the TSF	O.Phy_Prot
AVA_VLA.3	Moderately resistant	O.Env_Strs, O.Phys_prot
AVA_SCA.P2	체계적인 부채널전력공격 분석 (Systematic side-channel power analysis)	O.Flt_Ins, O.I_Leak

# 가

## 5.

보통 클래스	보통 패밀리	보통컴포넌트	목적	응용시 주의사항	PA[21]
취약성 평가	AVA_S CA.P	AVA_SC A.P1 (Power Analysis Attack)	전력분석관련 부채널에 대한 비정형화된 조사를 통하여 식별가능한 전력분석관련 부채널을 식별함.	-	- Basic SPA - Basic DPA
		AVA_SC A.P2 (Systematic PAA)	전력분석관련 부채널에 대한 체계적인 조사를 통하여 식별 가능한 전력분석관련 부채널을 식별함.	전력분석관련 부채널을 체계적으로 분석하는 것은 개발자가 전력분석관련 부채널을 임시적인 방식으로 식별하는 것이 아니라 구조적이고 반복 가능한 방법으로 식별할 것을 요구함	- Advanced SPA - Advanced DPA
		AVA_SC A.P3(Exhaustive PAA)	전력분석관련 부채널에 대한 철저한 조사를 통하여 식별 가능한 전력분석관련 부채널을 식별함.	철저한 방식의 전력분석관련 부채널분석은 부채널식별에 사용된 계획이 부채널조사를 위해 가능한 모든 방법이 이용되었음을 보장하기에 충분하다는 추가적인 증거를 제공하도록 요구함	- Exhaustive SPA/DPA

# 가

## 6. 가

### 3

- > P1 - PAA(AVA\_SCA.P1): \_\_\_\_\_ DPA \_\_\_\_\_
- > P2 - Systematic PAA: \_\_\_\_\_ & \_\_\_\_\_
- ✓ - \_\_\_\_\_ / \_\_\_\_\_ 가 ,
- ✓ - \_\_\_\_\_ ,
- ✓ - \_\_\_\_\_ ,
- ✓ - \_\_\_\_\_
- > P3 - Exhaustive PAA: Exhaustive Key-search attack 가
- : 가 -
- > /
- >

: DES, RSA -MESD, ECC-DPA  
 DPA 가  
 : AES/NESSIE/CRYPTREC 가  
 : CMVP(FIPS 140-1,2)  
 : SCSUG-SCPP/EUROSMART-PP  
 가 (AVA\_SCA.P1 ~.P3)  
 DPA 가 /  
 (DPA )

2003.9.30 2003 Software- Graduate Seminar      53      Copyright (C) Cryptography & NetSec Lab